Deze website maakt gebruik van cookies. Klik hier voor meer informatie.X sluit
Uitgebreid zoeken

The Morgan Kaufmann Series in Computer Architecture and Design, Network Processor Design

Issues and Practices, Volume 1

The Morgan Kaufmann Series in Computer Architecture and Design, Network Processor Design - Onufryk, Peter Z.; Hadimioglu, Haldun; Crowley, Patrick; Franklin, Mark A. - ISBN: 9780080512495
Prijs: € 85,85 (onder voorbehoud)
Beschikbaarheid: Levertijd tussen de 5 en 15 werkdagen. Geen retour recht.
Mediatype: E-book (16-10-2002)
Genre: Luchtvaart- en ruimtetechniek
U kunt dit product niet bestellen


As the demand for digital communication networks has increased, so have the challenges in network component design. To meet ever-escalating performance, flexibility, and economy requirements, the networking industry has opted to build products around network processors. These new chips range from task-specific processors, such as classification and encryption engines, to more general-purpose packet or communications processors. Programmable yet application-specific, their designs are tailored to efficiently implement communications applications such as routing, protocol analysis, voice and data convergence, firewalls, VPNs, and QoS.

Network processor design is an emerging field with issues and opportunities both numerous and formidable. To help meet this challenge, the editors of this volume created the first Workshop on Network Processors, a forum for scientists and engineers from academia and industry to discuss their latest research in the architecture, design, programming, and use of these devices. In addition to including the results of the Workshop in this volume, the editors also present specially commissioned material from practicing designers, who discuss their companies' latest network processors. Network Processor Design: Issues and Practices is an essential reference on network processors for graduate students, researchers, and practicing designers.

* Includes contributions from major academic and industrial research labs including Aachen University of Technology; Cisco Systems; Infineon Technologies; Intel Corp.; North Carolina State University; Swiss Federal Institute of Technology; University of California, Berkeley; University of Dortmund; University of Washington; and Washington University.
* Examines the latest network processors from Agere Systems, Cisco, IBM, Intel, Motorola, Sierra Inc., and TranSwitch.


Titel: The Morgan Kaufmann Series in Computer Architecture and Design, Network Processor Design
auteur: Onufryk, Peter Z.; Hadimioglu, Haldun; Crowley, Patrick; Franklin, Mark A.
Mediatype: E-book
Taal: Engels
Aantal pagina's: 338
Uitgever: Elsevier Science
Publicatiedatum: 2002-10-16
NUR: Luchtvaart- en ruimtetechniek
Afmetingen: 235 x 187
ISBN/ISBN13: 9780080512495
Intern nummer: 15350104

Biografie (woord)

Peter Z. Onufryk received his B.S.E.E. from Rutgers University, M.S.E.E. from Purdue University, and Ph.D. in Electrical and Computer Engineering from Rutgers University. He is currently a director in the Internetworking Products Division at Integrated Device Technology, Inc. where he is responsible for architecture definition and validation of communications products. Before joining IDT, Peter was a researcher for thirteen years at AT&T Labs - Research (formally AT&T Bell Labs) where he worked on communications systems and parallel computer architectures. These included a number of parallel, cache-coherent multiprocessor and dataflow based machines that were targeted towards high performance military systems. Other work there focused on packet telephony and early network processors. Onufryk is a member of the IEEE. He was an organizer and program committee member of the HPCA8 Workshop on Network Processors 2002. Peter was the architect of four communications processors as well as numerous ASICs, boards, and systems.


"Highly recommended for practitioner and researcher alike, Network Processor Design introduces an important group of commercial and proprietary network processors and covers the latest thinking in the design and use of this important new class of application-specific processors."
--John F. Wakerly, Consulting Professor, Stanford University