Deze website maakt gebruik van cookies. Klik hier voor meer informatie.X sluit
Uitgebreid zoeken

Field-Programmable Logic And Applications

9th International Workshop, Fpl '2000, Villach, Austria, August 27-31, 2000 : Proceedings

Field-Programmable Logic And Applications - International Conference on Field-Programmable Logic and Applications (10th : 2000 : Villach, Austria)/ Hartenstin - ISBN: 9783540678991
Prijs: € 160,50
Levertijd: 4 tot 6 werkdagen
Bindwijze: Boek, Paperback (01-12-2000)
Genre: Theoretische informatica
Add to cart


The Papers Offer Sections On: Network Processors; Prototyping; Dynamic Reconfigurability; Technology Mapping/routing And Placement; Biologically Inspired Methods; Mobile Communciation; Design Space Exploration; Optimization; Architectures; Methodology And Technology; And Other Topics.


Titel: Field-Programmable Logic And Applications
auteur: International Conference on Field-Programmable Logic and Applications (10th : 2000 : Villach, Austria)/ Hartenstin
Mediatype: Boek
Bindwijze: Paperback
Taal: Engels
Uitgever: Springer-Verlag New York Inc
Plaats van publicatie: DE
Publicatiedatum: 01-12-2000
NUR: Theoretische informatica
Afmetingen: 228 x 152 x 31
Gewicht: 1043 gr
ISBN/ISBN13: 3540678999
ISBN/ISBN13: 9783540678991
Intern nummer: 6904049


'Invited Keynote.- The Rising Wave of Field Programmability.- Tightly Integrated Design Space Exploration with Spatial and Temporal Partitioning in SPARCS.- Network Processors.- A Dynamically Reconfigurable FPGA-Based Content Addressable Memory for Internet Protocol Characterization.- A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors.- Reconfigurable Network Processors Based on Field Programmable System Level Integrated Circuits.- Internet Connected FPL.- Prototyping.- Field Programmable Communication Emulation and Optimization for Embedded System Design.- FPGA-Based Emulation: Industrial and Custom Prototyping Solutions.- FPGA-Based Prototyping for Product Definition.- Implementation of Virtual Circuits by Means of the FIPSOC Devices.- Dynamically Reconfigurable I.- Static and Dynamic Reconfigurable Designs for a 2D Shape-Adaptive DCT.- A Self-Reconfigurable Gate Array Architecture.- Multitasking on FPGA Coprocessors.- Design Visualisation for Dynamically Reconfigurable Systems.- Verification of Dynamically Reconfigurable Logic.- Miscellaneous I.- Design of a Fault Tolerant FPGA.- Real-Time Face Detection on a Configurable Hardware System.- Multifunctional Programmable Single-Board CAN Monitoring Module.- Self-Testing of Linear Segments in User-Programmed FPGAs.- Implementing a Fieldbus Interface Using an FPGA.- Technology Mapping and Routing & Placement.- Area-Optimized Technology Mapping for Hybrid FPGAs.- CoMGen: Direct Mapping of Arbitrary Components into LUT-Based FPGAs.- Efficient Embedding of Partitioned Circuits onto Multi-FPGA Boards.- A Placement Algorithm for FPGA Designs with Multiple I/O Standards.- A Mapping Methodology for Code Trees onto LUT-Based FPGAs.- Biologically Inspired Methods.- Possibilities and Limitations of Applying Evolvable Hardware to Real-World Applications.- A Co-processor System with a Virtex FPGA for Evolutionary Computation.- System Design with Genetic Algorithms.- Implementing Kak Neural Networks on a Reconfigurable Computing Platform.- Compact Spiking Neural Network Implementation in FPGA.- Invited Keynote.- Silicon Platforms for the Next Generation Wireless Systems - What Role Does Reconfigurable Hardware Play?.- Invited Papers.- From Reconfigurability to Evolution in Construction Systems: Spanning the Electronic, Microfluidic and Biomolecular Domains.- A Specific Test Methodology for Symmetric SRAM-Based FPGAs.- Mobile Communication.- DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communication Applications.- Fast Carrier and Phase Synchronization Units for Digital Receivers Based on Re-configurable Logic.- Software Radio Reconfigurable Hardware System (SHaRe).- Analysis of RNS-FPL Synergy for High Throughput DSP Applications: Discrete Wavelet Transform.- Dynamically Reconfigurable II.- Partial Run-Time Reconfiguration Using JRTR.- A Combined Approach to High-Level Synthesis for Dynamically Reconfigurable Systems.- A Hybrid Prototyping Platform for Dynamically Reconfigurable Designs.- Task Rearrangement on Partially Reconfigurable FPGAs with Restricted Buffer.- Design Space Exploration.- Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures.- Mapping of DSP Algorithms on Field Programmable Function Arrays.- On Availability of Bit-Narrow Operations in General-Purpose Applications.- A Comparison of FPGA Implementations of Bit-Level and Word-Level Matrix Multipliers.- A New Floorplanning Method for FPGA Architectural Research.- Miscellaneous II.- Efficient Self-Reconfigurable Implementations Using On-chip Memory.- Design and Implementation of an XC6216 FPGA Model in Verilog.- Reusable DSP Functions in FPGAs.- A Parallel Pipelined SAT Solver for FPGA's.- A Multi-node Dynamic Reconfigurable Computing System with Distributed Reconfiguration Controller.- Applications I.- A Reconfigurable Stochastic Model Simulator for


Dit product is op dit moment niet op voorraad in een van onze vestigingen.